More Eval-Boards
still 24 pcs in stock.
Prevent Overbuilding and secure your design with the FPGA Lock IP.
For details please refer to TRS-STAR: FPGA Lock IP.
The FPGA-Lock-PMOD Dongle shares a common secret with the FPGA-LOCK-EVAL IP. The FPGA-LOCK-EVAL IP is intended for evaluation purposes only.
Standard lead time: 2-3 days
We use cookies to improve our website. Cookies have already been used for necessary applications. To find out more about the use of cookies, please read our privacy policy.
I agree to the use of cookies.